Generating hardware assertion checkers : for hardware verification, emulation, post-fabrication debugging and on-line monitoring
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity. This is the first book that presents an a oeunder-the-hooda view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement. The PSL and SVA languages are treated in a unified way, thereby facilitating better learning and usage of the modern assertion languages, with a focus on obtaining the highest performance from assertion checkers. The obtained checkers are thoroughly benchmarked and verified, while formal proofs using automated reasoning techniques are explained. Included are examples of practical circuits (PCI, AMBA, Wishbone-PIC, CPU Pipeline) and their assertion checker synthesis
1 online resource (xx, 279 pages)
9781402085857, 9781402085864, 9781281492302, 1402085850, 1402085869, 1281492302
242741899
Assertions and the Verification Landscape
Basic Techniques Behind Assertion Checkers
PSL and SVA Assertion Languages
Automata for Assertion Checkers
Construction of PSL Assertion Checkers
Enhanced Features and Uses of PSL Checkers
Evaluating and Verifying PSL Assertion Checkers
Checkers for SystemVerilog Assertions
Conclusions and Future Work
dx.doi.org Access to the SpringerLink online version restricted; authentication may be required:
archive.org Free eBook from the Internet Archive
openlibrary.org Additional information and access via Open Library