Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
20. lappuse
... work through a design of the physical layer of Hiperlan/2. They use this detailed example to illustrate their methodology for on-chip network design. Mary Jane Irwin, Luca Benini, N. Vijaykrishnan, and Mahmut Kandemir I Hardware.
... work through a design of the physical layer of Hiperlan/2. They use this detailed example to illustrate their methodology for on-chip network design. Mary Jane Irwin, Luca Benini, N. Vijaykrishnan, and Mahmut Kandemir I Hardware.
41. lappuse
... layer design, the other major facet being network control. A critical issue in this area is the choice of a switching scheme for indirect network architectures. From the energy viewpoint, the tradeoff is between the cost of setting up a ...
... layer design, the other major facet being network control. A critical issue in this area is the choice of a switching scheme for indirect network architectures. From the energy viewpoint, the tradeoff is between the cost of setting up a ...
52. lappuse
... layer of the micronetwork stack is specialized and optimized for the target application domain. Such an application-specific on-chip network synthesis paradigm represents, in our view, an open and exciting research field. Needless to ...
... layer of the micronetwork stack is specialized and optimized for the target application domain. Such an application-specific on-chip network synthesis paradigm represents, in our view, an open and exciting research field. Needless to ...
53. lappuse
... layer signaling techniques for lossy transmission lines have been studied for a long time by high-speed board designers and microwave engineers [83,89]. Non-negligible line resistance causes signal attenuation and dispersion in ...
... layer signaling techniques for lossy transmission lines have been studied for a long time by high-speed board designers and microwave engineers [83,89]. Non-negligible line resistance causes signal attenuation and dispersion in ...
57. lappuse
... layer of on-chip networks as a fully reliable, fixeddelay channel. At the micronetwork stack layers above the physical one, we can view the effects of synchronization losses, crosstalk, noise, ionizing radiation, and so on as a source ...
... layer of on-chip networks as a fully reliable, fixeddelay channel. At the micronetwork stack layers above the physical one, we can view the effects of synchronization losses, crosstalk, noise, ionizing radiation, and so on as a source ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa