Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
8. lappuse
... heterogeneous multiprocessors. We can consider these constraints in more detail. Real-time computing is much more than high-performance computing. Many SoC applications require very high performance—consider high-definition video ...
... heterogeneous multiprocessors. We can consider these constraints in more detail. Real-time computing is much more than high-performance computing. Many SoC applications require very high performance—consider high-definition video ...
9. lappuse
... heterogeneous architectures and toward regularly structured machines. But applications continue to soak up as much computational power as can be supplied by Moore's law. Data rates continue to go up in most applications, for example ...
... heterogeneous architectures and toward regularly structured machines. But applications continue to soak up as much computational power as can be supplied by Moore's law. Data rates continue to go up in most applications, for example ...
12. lappuse
... heterogeneous: they come from different design domains, have different interfaces, and are described using different languages at different refinement levels and have different granularities. A key issue for every MPSoC design ...
... heterogeneous: they come from different design domains, have different interfaces, and are described using different languages at different refinement levels and have different granularities. A key issue for every MPSoC design ...
15. lappuse
... heterogeneity and the other is massive parallelism. MPSoC can have different types of processors and any arbitrary topology of ... heterogeneous multiprocessor architecture with massive parallelism, parallel programming for MPSoC is more ...
... heterogeneity and the other is massive parallelism. MPSoC can have different types of processors and any arbitrary topology of ... heterogeneous multiprocessor architecture with massive parallelism, parallel programming for MPSoC is more ...
41. lappuse
... heterogeneous architectures are much more energy-efficient than busses [64,65]. Zhang et al. [65] developed a hierarchical generalized mesh whereby network nodes with a high communication bandwidth requirement are clustered and ...
... heterogeneous architectures are much more energy-efficient than busses [64,65]. Zhang et al. [65] developed a hierarchical generalized mesh whereby network nodes with a high communication bandwidth requirement are clustered and ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components Computer-Aided Design concurrent configuration constraints cores cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface latency layer logic mapping memory meta-model MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa