Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
41. lappuse
... channels joined by programmable switches. Clusters are then connected through a generalized mesh of global long communication channels. Clearly such architecture is heterogeneous because the energy cost of intracluster communication is ...
... channels joined by programmable switches. Clusters are then connected through a generalized mesh of global long communication channels. Clearly such architecture is heterogeneous because the energy cost of intracluster communication is ...
42. lappuse
... channel width constraints, multiple physical channel cycles may be used to transfer a 2 Techniques for Designing Energy-Aware MPSoCs.
... channel width constraints, multiple physical channel cycles may be used to transfer a 2 Techniques for Designing Energy-Aware MPSoCs.
43. lappuse
Ahmed Jerraya, Wayne Wolf. multiple physical channel cycles may be used to transfer a single flit. A phit is the unit of information that can be transferred across a physical channel in a single cycle. Flits represent logical units of ...
Ahmed Jerraya, Wayne Wolf. multiple physical channel cycles may be used to transfer a single flit. A phit is the unit of information that can be transferred across a physical channel in a single cycle. Flits represent logical units of ...
51. lappuse
... channels yield different design constraints and opportunities. Overall, the most distinctive characteristics of micronetworks are energy constraints and design-time specialization. Whereas computation and storage energy Software ...
... channels yield different design constraints and opportunities. Overall, the most distinctive characteristics of micronetworks are energy constraints and design-time specialization. Whereas computation and storage energy Software ...
52. lappuse
... channels in SoCs. (For our purposes, we view busses as ensembles of wires.) Even though components may be hierarchically designed, we shall focus on components and their interconnection with global wires. We neglect the internals of ...
... channels in SoCs. (For our purposes, we view busses as ensembles of wires.) Even though components may be hierarchically designed, we shall focus on components and their interconnection with global wires. We neglect the internals of ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components Computer-Aided Design concurrent configuration constraints cores cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface latency layer logic mapping memory meta-model MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa