Digital Integrated Circuit Design: From VLSI Architectures to CMOS FabricationCambridge University Press, 2008. gada 28. apr. - 845 lappuses This practical, tool-independent guide to designing digital circuits takes a unique, top-down approach, reflecting the nature of the design process in industry. Starting with architecture design, the book comprehensively explains the why and how of digital circuit design, using the physics designers need to know, and no more. |
No grāmatas satura
6.–10. rezultāts no 74.
746. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
747. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
753. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
758. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
765. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Saturs
Appendix A Elementary Digital Electronics | 734 |
Circuit alternatives for implementing combinational logic | 747 |
Transient behavior of logic circuits | 761 |
Microprocessor inputoutput transfer protocols | 771 |
Practical aspects and implementation issues | 785 |
Summary | 793 |
Symbols and constants | 804 |
Introduction to Microelectronics | 1 |
Acquisition of Asynchronous Data | 364 |
Gate and TransistorLevel Design | 386 |
Energy Efficiency and Heat Removal | 459 |
Signal Integrity | 495 |
Physical Design | 523 |
Design Verification | 581 |
VLSI Economics and Project Management | 615 |
A Primer on CMOS Technology | 671 |
From Algorithms to Architectures | 44 |
Functional Verification | 136 |
Modelling Hardware with VHDL | 175 |
The Case for Synchronous Design | 286 |
Clocking of Synchronous Circuits | 315 |
Outlook | 706 |
811 | |
Index 832 | 827 |
Bieži izmantoti vārdi un frāzes
active actual algorithm applications architecture become behavior bistables block cell chip circuit clock CMOS combinational compared components computation Consider costs cycle datapath delay depends devices different distribution drive edge effects electrical electronic energy equivalent example extra fabrication flip-flops follows function further gate given hardware hold implementation input interconnect latches layers layout limited lines lithography logic loop machine manufacturing memory metal MOSFET multiple node Note Observation obtained operation output overall package path performance pipelining possible problem refer respectively response result signal simulation single specific standard structure subcircuits supply switching synchronous synthesis transistors typically unit values variable various VHDL VLSI voltage wires
Populāri fragmenti
817. lappuse - The Design and Implementation of a FirstGeneration CELL Processor.
Atsauces uz šo grāmatu
Digitaltechnik - Eine praxisnahe Einführung Armin Biere,Daniel Kröning,Georg Weissenbacher,Christoph M. Wintersteiger Priekšskatījums nav pieejams - 2008 |