Comprehensive Functional Verification: The Complete Industry CycleMorgan Kaufmann, 2005. gada 26. maijs - 676 lappuses One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals. As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text. A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task.
|
No grāmatas satura
6.–10. rezultāts no 83.
v. lappuse
The Complete Industry Cycle Bruce Wile, John Goss, Wolfgang Roesner. COMPREHENSIVE FUNCTIONAL VERIFICATION THE COMPLETE INDUSTRY CYCLE Bruce Wile John C. Goss Wolfgang Roesner AMSTERDAM • BOSTON • HEIDELBERG • LONDON NEW YORK • OXFORD ...
The Complete Industry Cycle Bruce Wile, John Goss, Wolfgang Roesner. COMPREHENSIVE FUNCTIONAL VERIFICATION THE COMPLETE INDUSTRY CYCLE Bruce Wile John C. Goss Wolfgang Roesner AMSTERDAM • BOSTON • HEIDELBERG • LONDON NEW YORK • OXFORD ...
ix. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
xiii. lappuse
... Verification in the Chip Design Process 1.1 1.2 Introduction to Functional Verification . The Verification Challenge 1.2.1 The Challenge of State Space Explosion 1.2.2 The Challenge of Detecting Incorrect Behavior ix xxi XXV 55 589 1.3 ...
... Verification in the Chip Design Process 1.1 1.2 Introduction to Functional Verification . The Verification Challenge 1.2.1 The Challenge of State Space Explosion 1.2.2 The Challenge of Detecting Incorrect Behavior ix xxi XXV 55 589 1.3 ...
xvi. lappuse
... Verification Languages 230 6.1.4 Other Test Bench Tools 241 6.2 Verification Coverage 243 6.2.1 Overview . 244 6.2.2 Functional Verification Test Coverage versus Manufacturing Test Coverage 246 6.2.3 Structural Coverage 247 6.2.4 Functional ...
... Verification Languages 230 6.1.4 Other Test Bench Tools 241 6.2 Verification Coverage 243 6.2.1 Overview . 244 6.2.2 Functional Verification Test Coverage versus Manufacturing Test Coverage 246 6.2.3 Structural Coverage 247 6.2.4 Functional ...
xvii. lappuse
... . . . . . . 380 9.3.1 Verifying Scan Ring Dumps . . . . . . . . . . . . . . . . . . 381 9.4 Low Power Mode Verification . . . . . . . . . . . . . . . . . . . . . . . 384 9.4.1 Power Savings Through Disabling Functional Units ...
... . . . . . . 380 9.3.1 Verifying Scan Ring Dumps . . . . . . . . . . . . . . . . . . 381 9.4 Low Power Mode Verification . . . . . . . . . . . . . . . . . . . . . . . 384 9.4.1 Power Savings Through Disabling Functional Units ...
Saturs
INTRODUCTION TO VERIFICATION | 3 |
SIMULATIONBASED VERIFICATION | 139 |
FORMAL VERIFICATION | 437 |
COMPREHENSIVE VERIFICATION | 537 |
CASE STUDIES | 601 |
VERIFICATION GLOSSARY | 641 |
REFERENCES | 657 |
663 | |
Citi izdevumi - Skatīt visu
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John Goss,Wolfgang Roesner Ierobežota priekšskatīšana - 2005 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bieži izmantoti vārdi un frāzes
abstraction algorithm array assertions behavior blocks Boolean cache Calc1 Calc2 cation Chapter checker checking components chip clock command complete constraints create debug design team design under verification drive error escape analysis event-driven example execution Figure formal verification functional verification FV tools hardware hardware description language ification implementation initial input instruction stream interface language latches level of verification logic memory microprocessor monitor multiple occur on-the-fly opcode OpenVera operand operation output packet parameters performance pipeline port problem processor property specification language protocol queue random re-use reference model regression requires reset scan ring scenarios scoreboard sequence signal simulation engine specification stimulus component structure tape-out test bench tion transaction unit update valid verifica verification components verification cycle verification engineer verification environment verification plan verification team Verilog VHDL