Comprehensive Functional Verification: The Complete Industry CycleElsevier, 2005. gada 26. maijs - 704 lappuses One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text. A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task.
|
No grāmatas satura
6.–10. rezultāts no 83.
13. lappuse
... behavior from the design. Stimulus is applied to the design by manipulation of the five input signals, and the output, Light_direction, is monitored. When Light_direction is “01” (Main Street traffic is flowing) and Elm Street traffic ...
... behavior from the design. Stimulus is applied to the design by manipulation of the five input signals, and the output, Light_direction, is monitored. When Light_direction is “01” (Main Street traffic is flowing) and Elm Street traffic ...
14. lappuse
... behavior exhibited by the design Verification engineers attack the challenge by using two fundamental methods: (1) simulation-based verification and (2) formal verification, or verifying the design adheres to protocols by using formal ...
... behavior exhibited by the design Verification engineers attack the challenge by using two fundamental methods: (1) simulation-based verification and (2) formal verification, or verifying the design adheres to protocols by using formal ...
27. lappuse
... behavior against the design intent. The verification team creates the reference model to implement independently the design specification. A reference model makes a prediction of the test case results based on the test case stimulus ...
... behavior against the design intent. The verification team creates the reference model to implement independently the design specification. A reference model makes a prediction of the test case results based on the test case stimulus ...
28. lappuse
... behavior. Otherwise, the HDL has a bug that the design team must correct. Once fixed, the verification engineer reruns the exact same test. This ensures that the update corrects the original anomaly and does not introduce new ones. The ...
... behavior. Otherwise, the HDL has a bug that the design team must correct. Once fixed, the verification engineer reruns the exact same test. This ensures that the update corrects the original anomaly and does not introduce new ones. The ...
31. lappuse
... behavior when encountered during verification of the DUV. Together, driving stimulus and checking for bugs are the pillars of functional verification. The foundation under these two pillars is the well-defined verification cycle ...
... behavior when encountered during verification of the DUV. Together, driving stimulus and checking for bugs are the pillars of functional verification. The foundation under these two pillars is the well-defined verification cycle ...
Saturs
3 | |
SIMULATIONBASED VERIFICATION | 139 |
FORMAL VERIFICATION | 437 |
COMPREHENSIVE VERIFICATION | 537 |
CASE STUDIES | 601 |
VERIFICATION GLOSSARY | 641 |
REFERENCES | 657 |
SUBJECT INDEX | 663 |
Citi izdevumi - Skatīt visu
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John Goss,Wolfgang Roesner Ierobežota priekšskatīšana - 2005 |
Comprehensive Functional Verification: The Complete Industry Cycle Bruce Wile,John C. Goss,Wolfgang Roesner Priekšskatījums nav pieejams - 2005 |
Bieži izmantoti vārdi un frāzes
abstraction algorithm array assertions behavior blocks Boolean cache Calc1 Calc2 cation Chapter checker checking components chip clock command complete constraints create debug design team design under verification drive error escape analysis event-driven example execution Figure formal verification functional verification FV tools hardware hardware description language ification implementation initial input instruction stream interface language latches level of verification logic memory microprocessor monitor multiple occur on-the-fly opcode OpenVera operand operation output packet parameters performance pipeline port problem processor property specification language protocol queue random re-use reference model regression requires reset scan ring scenarios scoreboard sequence signal simulation engine specification stimulus component structure tape-out test bench tion transaction unit update valid verifica verification components verification cycle verification engineer verification environment verification plan verification team Verilog VHDL