CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 37.
91. lappuse
... variable is written only once whereas our dSAC has the property that : 1 ) every variable in the code is written at most once because of the dynamics in the application ; 2 ) for some variables , it is not known whether or not they will ...
... variable is written only once whereas our dSAC has the property that : 1 ) every variable in the code is written at most once because of the dynamics in the application ; 2 ) for some variables , it is not known whether or not they will ...
100. lappuse
... variables of the hardware processors consist of two parts : initialization variables ( e.g. number of pixels in horizontal and vertical direction of a picture ) , and run variables ( e.g. the coordinates of the current macro - block ...
... variables of the hardware processors consist of two parts : initialization variables ( e.g. number of pixels in horizontal and vertical direction of a picture ) , and run variables ( e.g. the coordinates of the current macro - block ...
206. lappuse
... variables . A cache state simply denotes the content of all the n cache blocks . Therefore , a cache state can be represented via truth assignment of n * [ log2 ( k + 1 ) ] boolean variables . A set of cache states S simply denotes a ...
... variables . A cache state simply denotes the content of all the n cache blocks . Therefore , a cache state can be represented via truth assignment of n * [ log2 ( k + 1 ) ] boolean variables . A set of cache states S simply denotes a ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires