CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 62.
9. lappuse
... tion time reaches this arrival tag , transactions are dequeued and pro- cessed according to their destination module and transaction type . For illustration purposes this processes are presented in a condensed C / C ++ - like pseudo ...
... tion time reaches this arrival tag , transactions are dequeued and pro- cessed according to their destination module and transaction type . For illustration purposes this processes are presented in a condensed C / C ++ - like pseudo ...
32. lappuse
... tion . The main difference between our approach and theirs is that SOCOS requires its own proprietary simulation en- gine while our RTOS model is build on top of existing system level design language ( SLDL ) and can be directly ...
... tion . The main difference between our approach and theirs is that SOCOS requires its own proprietary simulation en- gine while our RTOS model is build on top of existing system level design language ( SLDL ) and can be directly ...
177. lappuse
... tion . 3. THE FORSYDE METHODOLOGY 3.1 The Design Process The ForSyDe design process starts with the development of a formal , abstract , functional specification model that can be exe- cuted using the functional language Haskell [ 17 ] ...
... tion . 3. THE FORSYDE METHODOLOGY 3.1 The Design Process The ForSyDe design process starts with the development of a formal , abstract , functional specification model that can be exe- cuted using the functional language Haskell [ 17 ] ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires