CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 56.
102. lappuse
... solutions [ 2,3,13 ] . The implementation in [ 2 ] is a complete SW solution using a fused RISC / DSP CPU and hence has higher area and power numbers . The implementation in [ 3 ] is an ASIC solution with off - chip SDRAM for loop ...
... solutions [ 2,3,13 ] . The implementation in [ 2 ] is a complete SW solution using a fused RISC / DSP CPU and hence has higher area and power numbers . The implementation in [ 3 ] is an ASIC solution with off - chip SDRAM for loop ...
123. lappuse
... solution can always be found for that curve . When finding the ini- tial solution we use an on - the - fly strategy . The difference between the time assigned to curve m and the actual ex- ecution time of its initial solution will be ...
... solution can always be found for that curve . When finding the ini- tial solution we use an on - the - fly strategy . The difference between the time assigned to curve m and the actual ex- ecution time of its initial solution will be ...
124. lappuse
... solution of m is changed from i to i + 1 and the solution of n from j to j − 1 . When no such kind of tuning is possible , the algorithm will enter the next step . step2 does the final tuning by finding any curve m which can still ...
... solution of m is changed from i to i + 1 and the solution of n from j to j − 1 . When no such kind of tuning is possible , the algorithm will enter the next step . step2 does the final tuning by finding any curve m which can still ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires