CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 75.
156. lappuse
... single chip , heterogeneous multiprocessors on single chips [ 1 ] , and more recently , networks on chips ( NoC ) [ 2 ] [ 3 ] . All of these views are borrowed from systems in the large . Systems in the large are systems that can be ...
... single chip , heterogeneous multiprocessors on single chips [ 1 ] , and more recently , networks on chips ( NoC ) [ 2 ] [ 3 ] . All of these views are borrowed from systems in the large . Systems in the large are systems that can be ...
161. lappuse
... single processor accessing a single memory ( i.e. unlike Figure 9 ) , system infrastructure must be defined and coordinated in new PVs . 6.1 Finite , Distributed Control Flow Consider the central controller of Figure 9. While many ...
... single processor accessing a single memory ( i.e. unlike Figure 9 ) , system infrastructure must be defined and coordinated in new PVs . 6.1 Finite , Distributed Control Flow Consider the central controller of Figure 9. While many ...
192. lappuse
... single errors 10 10 double errors 300 10 simulation results estimation based on fault model sample estimation based ... single errors or one double error and r 1 single errors ) , the over- all probability of r - bit errors is computed ...
... single errors 10 10 double errors 300 10 simulation results estimation based on fault model sample estimation based ... single errors or one double error and r 1 single errors ) , the over- all probability of r - bit errors is computed ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires