CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 85.
13. lappuse
... simulation engine . Hence , we can incorporate any fast simulation technique in our retargetable framework without loosing performance . We illustrate the retargetability of our approach using two popular , yet different realistic ...
... simulation engine . Hence , we can incorporate any fast simulation technique in our retargetable framework without loosing performance . We illustrate the retargetability of our approach using two popular , yet different realistic ...
13. lappuse
... simulation . A fast and retargetable simulation technique is presented in [ 3 ] . It improves traditional static compiled simulation by mapping the target machine registers to the host machine registers through a low level code ...
... simulation . A fast and retargetable simulation technique is presented in [ 3 ] . It improves traditional static compiled simulation by mapping the target machine registers to the host machine registers through a low level code ...
16. lappuse
simulation , the formats must be explicitly included in the description . For example consider the data processing ... simulation . In our framework , since the generation of the simulator and extraction of the templates is completely ...
simulation , the formats must be explicitly included in the description . For example consider the data processing ... simulation . In our framework , since the generation of the simulator and extraction of the templates is completely ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires