CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 17.
105. lappuse
... Receiver The overall RAKE receiver architecture is shown in Figure 4. Each RAKE finger demodulates one signal path . The outputs of all the fingers are combined as a weighted sum in order to maximize the Signal - to - Noise Ratio ( SNR ) ...
... Receiver The overall RAKE receiver architecture is shown in Figure 4. Each RAKE finger demodulates one signal path . The outputs of all the fingers are combined as a weighted sum in order to maximize the Signal - to - Noise Ratio ( SNR ) ...
106. lappuse
... Receiver. Airlink channel bu and bobo 30 iterations YTD ) and 2 iterations 1 iteration Analog front - end RRC rake demux 2nd de- interleaver Pilot / control bits 1st de- interleav 1 iteration Remove DTX Bits 1 iteration Viterbi ( rate 1 ...
... Receiver. Airlink channel bu and bobo 30 iterations YTD ) and 2 iterations 1 iteration Analog front - end RRC rake demux 2nd de- interleaver Pilot / control bits 1st de- interleav 1 iteration Remove DTX Bits 1 iteration Viterbi ( rate 1 ...
108. lappuse
... receiver is the channel estimation . Radio signals that are subject to multipath propagation suffer attenuation from Multipath Fadings . In CDMA based air- interfaces , a " path searcher " unit is used to estimate the delay component ...
... receiver is the channel estimation . Radio signals that are subject to multipath propagation suffer attenuation from Multipath Fadings . In CDMA based air- interfaces , a " path searcher " unit is used to estimate the delay component ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires