CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 69.
123. lappuse
4.1 Problem Specification The run - time scheduling problem can be formulated as a constrained minimization problem : minimize : subject to 2 = Σ Ni i = 1 j = 1 eij xij Σ Ni = 1 trj xij ≤D , ( 1 ) ( 2 ) [ === 1 Ni Σ , xij = 1 , i = 1 ...
4.1 Problem Specification The run - time scheduling problem can be formulated as a constrained minimization problem : minimize : subject to 2 = Σ Ni i = 1 j = 1 eij xij Σ Ni = 1 trj xij ≤D , ( 1 ) ( 2 ) [ === 1 Ni Σ , xij = 1 , i = 1 ...
184. lappuse
... problem : minimize f = ( max f1 , Σ 9i , Σ UpYp + Σ UmYm ) , subject to iEVA iЄVA PEP ( 1 ) - ( 10 ) , ( 12 ) and ( 13 ) . m M 3. MULTIOBJECTIVE OPTIMIZATION DEFINITION 2. A general multiobjective optimization problem is defined as ...
... problem : minimize f = ( max f1 , Σ 9i , Σ UpYp + Σ UmYm ) , subject to iEVA iЄVA PEP ( 1 ) - ( 10 ) , ( 12 ) and ( 13 ) . m M 3. MULTIOBJECTIVE OPTIMIZATION DEFINITION 2. A general multiobjective optimization problem is defined as ...
187. lappuse
... problem of optimally mapping a task - level specification onto a heterogeneous hardware / software architecture . Teich et al . [ 8 ] partition this problem into two steps : the selection of the archi- tecture ( allocation ) , and the ...
... problem of optimally mapping a task - level specification onto a heterogeneous hardware / software architecture . Teich et al . [ 8 ] partition this problem into two steps : the selection of the archi- tecture ( allocation ) , and the ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires