CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 53.
91. lappuse
... present a systematic solution approach . 1.1 Paper Contributions We present a novel systematic and step - wise approach that al- lows automatic derivation of executable Process Network specifi- cations from Weakly Dynamic Applications ...
... present a systematic solution approach . 1.1 Paper Contributions We present a novel systematic and step - wise approach that al- lows automatic derivation of executable Process Network specifi- cations from Weakly Dynamic Applications ...
145. lappuse
... present the experimental results on a set of DSP benchmarks . Finally , concluding remarks are provided in Section 6 . 2. OPTIMIZATION TECHNIQUES AND DE- SIGN SPACE MINIMIZATION In this section , we present the the theoretical ...
... present the experimental results on a set of DSP benchmarks . Finally , concluding remarks are provided in Section 6 . 2. OPTIMIZATION TECHNIQUES AND DE- SIGN SPACE MINIMIZATION In this section , we present the the theoretical ...
181. lappuse
... present value in every sub - stream then the buffer size stays finite . In order to verify this property we defined in SMV a non - deterministic FSM which generates these sub - streams and we checked the following property : SPEC AG ...
... present value in every sub - stream then the buffer size stays finite . In order to verify this property we defined in SMV a non - deterministic FSM which generates these sub - streams and we checked the following property : SPEC AG ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires