CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 6.
10. lappuse
... pipeline stages , the re - arbitration latency or considera- tion of split - transactions significantly improves the simulation ac- curacy . During our refinement flow we have compared the accuracy for different versions of the bus ...
... pipeline stages , the re - arbitration latency or considera- tion of split - transactions significantly improves the simulation ac- curacy . During our refinement flow we have compared the accuracy for different versions of the bus ...
147. lappuse
... pipeline degree can be formulated by mathematical formula using retiming functions . THEOREM 2.3 . Let Gr = ( V , E , dr , t ) be a retimed DFG with a given retiming function r . Let n be the number of iterations of the original loop ...
... pipeline degree can be formulated by mathematical formula using retiming functions . THEOREM 2.3 . Let Gr = ( V , E , dr , t ) be a retimed DFG with a given retiming function r . Let n be the number of iterations of the original loop ...
224. lappuse
... pipeline par- allelism . 7. REFERENCES [ 1 ] Analog Devices , Inc. TigerSHARC DSP Hardware Specification Norwood , Mass . , 2001 . [ 2 ] J. Anderson , S. Amarasinghe and M. Lam , Data and computation transformations for multiprocessors ...
... pipeline par- allelism . 7. REFERENCES [ 1 ] Analog Devices , Inc. TigerSHARC DSP Hardware Specification Norwood , Mass . , 2001 . [ 2 ] J. Anderson , S. Amarasinghe and M. Lam , Data and computation transformations for multiprocessors ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires