CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 33.
105. lappuse
... path . The outputs of all the fingers are combined as a weighted sum in order to maximize the Signal - to - Noise Ratio ( SNR ) . The internal functions of each RAKE finger are shown in Figure 4 . As shown , channel estimation , and ...
... path . The outputs of all the fingers are combined as a weighted sum in order to maximize the Signal - to - Noise Ratio ( SNR ) . The internal functions of each RAKE finger are shown in Figure 4 . As shown , channel estimation , and ...
201. lappuse
... path analysis tech- nique to estimate CRPD . Our technique performs path anal- ysis of both the preempted and the preempting tasks . Fur- thermore , we improve the accuracy of the analysis by esti- mating the possible states of the ...
... path analysis tech- nique to estimate CRPD . Our technique performs path anal- ysis of both the preempted and the preempting tasks . Fur- thermore , we improve the accuracy of the analysis by esti- mating the possible states of the ...
202. lappuse
... path analysis of the preempting task 7 ' but ignore the effects of the preempted task 7 [ 13 ] . In this paper , we propose methods to improve the accu- racy of CRPD estimation . As per existing works [ 7 , 8 , 13 ] , we only consider ...
... path analysis of the preempting task 7 ' but ignore the effects of the preempted task 7 [ 13 ] . In this paper , we propose methods to improve the accu- racy of CRPD estimation . As per existing works [ 7 , 8 , 13 ] , we only consider ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires