CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 30.
133. lappuse
... on - memory cache that caches the DRAM rows that are accessed . All DRAM rows are buffered in this on- memory cache and the difference between the maximum and minimum ... and the data is transfered to the on - memory cache . Then ,. 133.
... on - memory cache that caches the DRAM rows that are accessed . All DRAM rows are buffered in this on- memory cache and the difference between the maximum and minimum ... and the data is transfered to the on - memory cache . Then ,. 133.
136. lappuse
... on - memory cache because the amount of data written into it is smaller . Thus , reading only the required data for buffering saves energy even if there is no improvement in the hit rate to the on - memory caches . We already discussed ...
... on - memory cache because the amount of data written into it is smaller . Thus , reading only the required data for buffering saves energy even if there is no improvement in the hit rate to the on - memory caches . We already discussed ...
137. lappuse
... on - memory cache lines over fixed 1024 bytes on - memory cache lines for different on- memory cache sizes . 50 40 300 % Improvement in Performance 60 -10 20 10 eflux btrix tomcatv 12K4K 8K mxm bmcm vpenta adi Figure 12 : Percentage ...
... on - memory cache lines over fixed 1024 bytes on - memory cache lines for different on- memory cache sizes . 50 40 300 % Improvement in Performance 60 -10 20 10 eflux btrix tomcatv 12K4K 8K mxm bmcm vpenta adi Figure 12 : Percentage ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires