CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 49.
164. lappuse
... obtain the network master key , through changing it at random times . However even if the master network key is obtained , the working keys and mac keys would be difficult to obtain . SCore j will receive the message ( { c || i } or { c ...
... obtain the network master key , through changing it at random times . However even if the master network key is obtained , the working keys and mac keys would be difficult to obtain . SCore j will receive the message ( { c || i } or { c ...
199. lappuse
... obtained from our static estimation technique after λ and computation . Therefore the static estimation and bridge modeling are performed iteratively until all parameters become stable . PE μsrc λ dest bridge W destbus We dest src SIC ...
... obtained from our static estimation technique after λ and computation . Therefore the static estimation and bridge modeling are performed iteratively until all parameters become stable . PE μsrc λ dest bridge W destbus We dest src SIC ...
209. lappuse
... obtained from the sum of the size of the first nth levels by applying an appropriate SOG model . Our methodology works at different granularities , obtaining the size of a KSOG as a sum of the sizes of its levels , the size of each ...
... obtained from the sum of the size of the first nth levels by applying an appropriate SOG model . Our methodology works at different granularities , obtaining the size of a KSOG as a sum of the sizes of its levels , the size of each ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires