CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 23.
9. lappuse
... module . The processes work on two separated list data structures for master and slave transactions , where transactions are sorted according to the arrival tag . The insert process is sensitive to the routed transactions from the ...
... module . The processes work on two separated list data structures for master and slave transactions , where transactions are sorted according to the arrival tag . The insert process is sensitive to the routed transactions from the ...
128. lappuse
... module ; CMPsch , CMDsch ← Payoff matrix ( O1j , Mij , i ) ; NEsch ( i ) Nash sol . ( CMPsch , CMDsch , Mij , S ) ; % Nash equilibrium solution at control step i - see Alg 2 ; OsfSet of operations that form the Nash equi .; CG { CG ...
... module ; CMPsch , CMDsch ← Payoff matrix ( O1j , Mij , i ) ; NEsch ( i ) Nash sol . ( CMPsch , CMDsch , Mij , S ) ; % Nash equilibrium solution at control step i - see Alg 2 ; OsfSet of operations that form the Nash equi .; CG { CG ...
129. lappuse
... modules such that power minimization is achieved . Normally , in a bid , the bidder has a profit but in the case of the modules , they don't have a profit of their own and so the bid is a value from the cost matrix . The bid by module 1 ...
... modules such that power minimization is achieved . Normally , in a bid , the bidder has a profit but in the case of the modules , they don't have a profit of their own and so the bid is a value from the cost matrix . The bid by module 1 ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires