CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 41.
21. lappuse
... interface 2. Slave interface CLK ( 5,15 ) Lowerbound = 5 + 10 + 5 +5 = 25 Upperbound = 15 + 20 + 25 + 15 = 75 ( a ) Time Diagram 3. Arbiter interface Figure 4 : The example of bus - arbitration model to timed functional model defined in ...
... interface 2. Slave interface CLK ( 5,15 ) Lowerbound = 5 + 10 + 5 +5 = 25 Upperbound = 15 + 20 + 25 + 15 = 75 ( a ) Time Diagram 3. Arbiter interface Figure 4 : The example of bus - arbitration model to timed functional model defined in ...
22. lappuse
... interface 2. Slave interface 3. Arbiter interface 4. Wrapper SO Figure 7 : The example of cycle - accurate computa- tion model PE1 PE2 interrupt interrupt MOV r1 , 10 MUL 1 , 1 , 11 MLA 11 , 12 , 12 , r req req PE4 SO S1 interrupt S2 ...
... interface 2. Slave interface 3. Arbiter interface 4. Wrapper SO Figure 7 : The example of cycle - accurate computa- tion model PE1 PE2 interrupt interrupt MOV r1 , 10 MUL 1 , 1 , 11 MLA 11 , 12 , 12 , r req req PE4 SO S1 interrupt S2 ...
140. lappuse
... interface NAND effective in systems code which has a complex functionality , a large size , and interrupt - driven ... interface conversion logic , the control logic and NAND flash memory as shown in Figure 3. Interface conversion is ...
... interface NAND effective in systems code which has a complex functionality , a large size , and interrupt - driven ... interface conversion logic , the control logic and NAND flash memory as shown in Figure 3. Interface conversion is ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires