CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 39.
5. lappuse
... improvement due to OS modeling A Modular Simulation Framework for Architectural Exploration of On -. gain of the proposed approach against the case when RTOS is actually executed on the ISS . 6. EXPERIMENTS In this section , we show some ...
... improvement due to OS modeling A Modular Simulation Framework for Architectural Exploration of On -. gain of the proposed approach against the case when RTOS is actually executed on the ISS . 6. EXPERIMENTS In this section , we show some ...
137. lappuse
... Improvement in Performance 60 -10 20 10 eflux btrix tomcatv 12K4K 8K mxm bmcm vpenta adi Figure 12 : Percentage improvements in latency for dif- ferent sizes of on - memory cache with cache line size of 256 . mizations over the latency ...
... Improvement in Performance 60 -10 20 10 eflux btrix tomcatv 12K4K 8K mxm bmcm vpenta adi Figure 12 : Percentage improvements in latency for dif- ferent sizes of on - memory cache with cache line size of 256 . mizations over the latency ...
229. lappuse
... Improvement % Performance Improvement with ISA Extension 25 Instruction Reduction Execution Time Reduction 20- 15 10 In type one instructions , the source register rs of the first instruc- tion , denoted as rs1 , is the same as the ...
... Improvement % Performance Improvement with ISA Extension 25 Instruction Reduction Execution Time Reduction 20- 15 10 In type one instructions , the source register rs of the first instruc- tion , denoted as rs1 , is the same as the ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires