CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 87.
34. lappuse
... Function FЄ IRDesign do if Is Member Function ( F , BPE ) then Stmnt GetFirstStatement ( B ) ; = while Stmnt + NULL do Algorithm 2 SyncRefine ( IRDesign , BPE ) 2 : 1 : for all Channel C E IRDesign do if IsUsedInBehavior ( C , BPE ) ...
... Function FЄ IRDesign do if Is Member Function ( F , BPE ) then Stmnt GetFirstStatement ( B ) ; = while Stmnt + NULL do Algorithm 2 SyncRefine ( IRDesign , BPE ) 2 : 1 : for all Channel C E IRDesign do if IsUsedInBehavior ( C , BPE ) ...
40. lappuse
... Function Model A control function is defined as a series of state transitions of a single state machine . Because events being exchanged between different state machines enable state transitions , an execution of a control function ...
... Function Model A control function is defined as a series of state transitions of a single state machine . Because events being exchanged between different state machines enable state transitions , an execution of a control function ...
93. lappuse
... function . NDN is the node domain of N defined by a linearly bounded set ( LBS - Definition 3.6 ) . Definition 3.3 ( input port ) = An input port is given by a tuple p = ( Vp , Ap , IPD , ) where : Vp is an n - dimensional variable ...
... function . NDN is the node domain of N defined by a linearly bounded set ( LBS - Definition 3.6 ) . Definition 3.3 ( input port ) = An input port is given by a tuple p = ( Vp , Ap , IPD , ) where : Vp is an n - dimensional variable ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires