CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 90.
4. lappuse
... execution time of the tick i interrupt handler . E , is the execution time , S ; is the start time , and is the priority of task i . C is the context switch overhead . The second term of the formula is the total preemption time and the ...
... execution time of the tick i interrupt handler . E , is the execution time , S ; is the start time , and is the priority of task i . C is the context switch overhead . The second term of the formula is the total preemption time and the ...
6. lappuse
... Execution time error from the proposed approach for eCOS and uCOS - ii with cache enabled ( time unit : cycles ) Instances eCOS uCOS G.723 dec 100 -1.4 % -7.3 % exec . time ( eCOS ) 1,765,217 G.723 100 enc H.263 10 dec -0.9 % H.263 10 ...
... Execution time error from the proposed approach for eCOS and uCOS - ii with cache enabled ( time unit : cycles ) Instances eCOS uCOS G.723 dec 100 -1.4 % -7.3 % exec . time ( eCOS ) 1,765,217 G.723 100 enc H.263 10 dec -0.9 % H.263 10 ...
228. lappuse
... execution time , the results of which are shown in Fig- ure 4 . It can be seen that CPU execution time accounts for less than a half of the total time in the baseline cases , where the configuration has 16KB 4 - way set associative L1 ...
... execution time , the results of which are shown in Fig- ure 4 . It can be seen that CPU execution time accounts for less than a half of the total time in the baseline cases , where the configuration has 16KB 4 - way set associative L1 ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires