CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 53.
40. lappuse
... events are blocked . Besides priority , an event has the additional attributes of stickiness , reliability , and recognition type . An event is either sticky or non - sticky . Assume the events visible to a state machine before the ...
... events are blocked . Besides priority , an event has the additional attributes of stickiness , reliability , and recognition type . An event is either sticky or non - sticky . Assume the events visible to a state machine before the ...
41. lappuse
event e differs . For an event e , define H ( e ) as the set of event handlers enabled by event e , and define WE as WE ( e ) = MAX ( Wμ ( h ) ) . TheH ( e ) The timing model of chained event handlers , started by h , WH ( h ) , is ...
event e differs . For an event e , define H ( e ) as the set of event handlers enabled by event e , and define WE as WE ( e ) = MAX ( Wμ ( h ) ) . TheH ( e ) The timing model of chained event handlers , started by h , WH ( h ) , is ...
43. lappuse
... events ; Delete the enabling event ; Unblock a request ends ; C1 guarantees El for internal events . Because the event priority definition agrees with operating system code execution level definition , S1 , C3 and C4 guarantee E2 and El ...
... events ; Delete the enabling event ; Unblock a request ends ; C1 guarantees El for internal events . Because the event priority definition agrees with operating system code execution level definition , S1 , C3 and C4 guarantee E2 and El ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires