CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 46.
61. lappuse
... error in 2 the received code word . RS decoder introduced in this paper is developed for the SIMD reconfigurable ... error added by channel is e ( x ) = r ( x ) − v ( x ) ( 1 ) Considering V errors are occurred in the transmitted code ...
... error in 2 the received code word . RS decoder introduced in this paper is developed for the SIMD reconfigurable ... error added by channel is e ( x ) = r ( x ) − v ( x ) ( 1 ) Considering V errors are occurred in the transmitted code ...
62. lappuse
... error location polynomial , error magnitude polynomial and error correction polynomial . Each RC is the basic operational block for GF addition and multiplication . In the figure S Stands for the different syndromes computed during the ...
... error location polynomial , error magnitude polynomial and error correction polynomial . Each RC is the basic operational block for GF addition and multiplication . In the figure S Stands for the different syndromes computed during the ...
192. lappuse
10 10 10 10 estimation of single and double error probability K 10 5 estimation of double error probability -5 10 10 single errors 10 10 double errors 300 10 simulation results estimation based on fault model sample estimation based on ...
10 10 10 10 estimation of single and double error probability K 10 5 estimation of double error probability -5 10 10 single errors 10 10 double errors 300 10 simulation results estimation based on fault model sample estimation based on ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires