CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 71.
91. lappuse
... dynamic ( data dependent ) behavior such as the JPEG codecs , the MPEG codecs , etc. 1 As a simple example , consider the WDA shown in Figure 1. This = F2 ( x ( i ) ) ; parameter N 8 16 ; 7 for i = 1 : 1 : N , 2 8 if t ( i ) < = 0 , 3 ...
... dynamic ( data dependent ) behavior such as the JPEG codecs , the MPEG codecs , etc. 1 As a simple example , consider the WDA shown in Figure 1. This = F2 ( x ( i ) ) ; parameter N 8 16 ; 7 for i = 1 : 1 : N , 2 8 if t ( i ) < = 0 , 3 ...
92. lappuse
... Dynamic Single Assignment Code The Dynamic Single Assignment Code ( dSAC ) derived from a weakly dynamic application ( WDA ) is a program in which every variable is written at most once . This property implies that some 2 The process ...
... Dynamic Single Assignment Code The Dynamic Single Assignment Code ( dSAC ) derived from a weakly dynamic application ( WDA ) is a program in which every variable is written at most once . This property implies that some 2 The process ...
109. lappuse
... dynamic use in embedded systems , including network route table reduction , network access control list table reduction , and dynamic hardware / software partitioning . These new uses require logic minimization to run dynamically as ...
... dynamic use in embedded systems , including network route table reduction , network access control list table reduction , and dynamic hardware / software partitioning . These new uses require logic minimization to run dynamically as ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires