CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 24.
27. lappuse
... dependent on the class of the object actually being referenced . Whoever requests this operation does not have to explicitly take care about that . A classical example from software engineering for the application of polymor- phism is a ...
... dependent on the class of the object actually being referenced . Whoever requests this operation does not have to explicitly take care about that . A classical example from software engineering for the application of polymor- phism is a ...
91. lappuse
... dependent ) behavior such as the JPEG codecs , the MPEG codecs , etc. 1 As a simple example , consider the WDA shown in Figure 1. This = F2 ( x ( i ) ) ; parameter N 8 16 ; 7 for i = 1 : 1 : N , 2 8 if t ( i ) < = 0 , 3 for i = 1 : 1 ...
... dependent ) behavior such as the JPEG codecs , the MPEG codecs , etc. 1 As a simple example , consider the WDA shown in Figure 1. This = F2 ( x ( i ) ) ; parameter N 8 16 ; 7 for i = 1 : 1 : N , 2 8 if t ( i ) < = 0 , 3 for i = 1 : 1 ...
152. lappuse
... dependent on the raw performance of individual components and on the interaction between them . SEAS uses a simulation - based approach in order to account for dynamic effects such as bus contention , buffer overflows , etc. These ...
... dependent on the raw performance of individual components and on the interaction between them . SEAS uses a simulation - based approach in order to account for dynamic effects such as bus contention , buffer overflows , etc. These ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires