CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 7.
91. lappuse
... dependencies between the functions in the WDA . Some of the data dependencies in the dSAC are not exactly defined , i.e. , they depend on variables having values that are not known at compile time . In Section 3.1 , we give more details ...
... dependencies between the functions in the WDA . Some of the data dependencies in the dSAC are not exactly defined , i.e. , they depend on variables having values that are not known at compile time . In Section 3.1 , we give more details ...
92. lappuse
... dependencies . Our approach to find the approximated data dependencies is based on the approach known in the literature as Fuzzy Array Dataflow Analysis ( FADA ) [ 6 ] . Using approximated data dependencies we have found a proce- dure ...
... dependencies . Our approach to find the approximated data dependencies is based on the approach known in the literature as Fuzzy Array Dataflow Analysis ( FADA ) [ 6 ] . Using approximated data dependencies we have found a proce- dure ...
145. lappuse
... dependencies are represented by weighted edges . For any iteration j , an edge e from u to v with delay d ( e ) conveys that the computation of node v at iteration j depends on the execution of node u at iteration j - d ( e ) . An edge ...
... dependencies are represented by weighted edges . For any iteration j , an edge e from u to v with delay d ( e ) conveys that the computation of node v at iteration j depends on the execution of node u at iteration j - d ( e ) . An edge ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires