CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 49.
15. lappuse
... corresponding functions can be constructed by generating all of the permutations of the symbol values in an operation class . The number of generated formats ( functions ) can be controlled by excluding some of the symbols or iterating ...
... corresponding functions can be constructed by generating all of the permutations of the symbol values in an operation class . The number of generated formats ( functions ) can be controlled by excluding some of the symbols or iterating ...
93. lappuse
... corresponding input port p = ( Vp , Ap , IPDp ) in the AGD , where Vp = var , Ap = arg and IPD , is the set of iterations in which the function ipd is executed . 2 ) for every function [ var ] = opd ( arg ) in the dSAC there ex- ists a ...
... corresponding input port p = ( Vp , Ap , IPDp ) in the AGD , where Vp = var , Ap = arg and IPD , is the set of iterations in which the function ipd is executed . 2 ) for every function [ var ] = opd ( arg ) in the dSAC there ex- ists a ...
173. lappuse
... corresponding eBlock components in VHDL . We simulated those systems using Synopsys and verified them for correctness . 6.2 Prototypes We next built physical prototypes , shown in Figure 4 , using a PIC microcontroller , the corresponding ...
... corresponding eBlock components in VHDL . We simulated those systems using Synopsys and verified them for correctness . 6.2 Prototypes We next built physical prototypes , shown in Figure 4 , using a PIC microcontroller , the corresponding ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires