CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 58.
86. lappuse
... considering a set of messages , for each message it has to be decided if it should be trans- mitted in an ST phase ... consider that all tasks in the set P have a pre - assigned priority which is used if the task is assigned to the ET ...
... considering a set of messages , for each message it has to be decided if it should be trans- mitted in an ST phase ... consider that all tasks in the set P have a pre - assigned priority which is used if the task is assigned to the ET ...
161. lappuse
... consider trade- offs between system state and local state in next generation SoCs . A PV for an SoC is distinguished from an ISA because it must represent not only the available set of computation , communication and control primitives ...
... consider trade- offs between system state and local state in next generation SoCs . A PV for an SoC is distinguished from an ISA because it must represent not only the available set of computation , communication and control primitives ...
202. lappuse
... consider the set of cache blocks used by the high - priority task 7 ' . Tomiyama and Dutt perform implicit path analysis of the preempting task 7 ' but ignore the effects of the preempted task 7 [ 13 ] . In this paper , we propose ...
... consider the set of cache blocks used by the high - priority task 7 ' . Tomiyama and Dutt perform implicit path analysis of the preempting task 7 ' but ignore the effects of the preempted task 7 [ 13 ] . In this paper , we propose ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires