CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 74.
34. lappuse
... Behavior ( B , BPE ) then BInst = FindInstance ( B ) ; while BInst NULL do if IsParallel ( BInst , BPE ) then GenTaskFrom Behavior ( B , BInst ) ; end if - BInst FindNextInstance ( B ... behaviors . behavior B2 ( ) 1 behavior B2B3 ( ) 1 34.
... Behavior ( B , BPE ) then BInst = FindInstance ( B ) ; while BInst NULL do if IsParallel ( BInst , BPE ) then GenTaskFrom Behavior ( B , BInst ) ; end if - BInst FindNextInstance ( B ... behaviors . behavior B2 ( ) 1 behavior B2B3 ( ) 1 34.
35. lappuse
... behavior B2 ( ) 1 behavior B2B3 ( ) 1 behavior B2B3 ( RTOS os ) { void main ( void ) 2 { B2 b2 ( ) ; 2 { Task_B2 task_b2 ( os ) ; { ... 3 B3 b3 ( ) ; 3 Task B3 task_b3 ( os ) ; wait for ( BLOCK1_DELAY ) ; / * model delay * / 4 void main ...
... behavior B2 ( ) 1 behavior B2B3 ( ) 1 behavior B2B3 ( RTOS os ) { void main ( void ) 2 { B2 b2 ( ) ; 2 { Task_B2 task_b2 ( os ) ; { ... 3 B3 b3 ( ) ; 3 Task B3 task_b3 ( os ) ; wait for ( BLOCK1_DELAY ) ; / * model delay * / 4 void main ...
227. lappuse
... behavior We study both the L1 instruction and data cache behavior by varying such parameters as cache size , line size , and set associa- tivity . Data cache behavior is similar to that of SPECint programs , which is not presented here ...
... behavior We study both the L1 instruction and data cache behavior by varying such parameters as cache size , line size , and set associa- tivity . Data cache behavior is similar to that of SPECint programs , which is not presented here ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires