CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.3. rezultāts no 20.
104. lappuse
... array processing paradigm , known as MS1 rDSP , which is briefly discussed here . As in conventional reconfigurable systems [ 1 ] , the MS1 Core contains a reconfigurable block , called the RC Array , and a 32 - bit RISC processor ...
... array processing paradigm , known as MS1 rDSP , which is briefly discussed here . As in conventional reconfigurable systems [ 1 ] , the MS1 Core contains a reconfigurable block , called the RC Array , and a 32 - bit RISC processor ...
220. lappuse
... array recovery [ 3 ] . The pointers are replaced with array references based on the loop iterator . SPMD owner - computes parallelization by partitioning the data and computation across the processor nodes is straightforward here ...
... array recovery [ 3 ] . The pointers are replaced with array references based on the loop iterator . SPMD owner - computes parallelization by partitioning the data and computation across the processor nodes is straightforward here ...
223. lappuse
... array of size p is introduced which points to the start address of each of the p sub - arrays . Unlike the sub- arrays , this pointer array is replicated across the p processors and is initialized by an array initialization statement at ...
... array of size p is introduced which points to the start address of each of the p sub - arrays . Unlike the sub- arrays , this pointer array is replicated across the p processors and is initialized by an array initialization statement at ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires