CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 20.
11. lappuse
... allocation and deallocation of the IP- and PD - memory . 5.2 Exploration of the Communication Archi- tecture Figure ... allocated for the packet descriptor and that the the context information used by the Classifier and Queuer units can ...
... allocation and deallocation of the IP- and PD - memory . 5.2 Exploration of the Communication Archi- tecture Figure ... allocated for the packet descriptor and that the the context information used by the Classifier and Queuer units can ...
78. lappuse
... allocation , followed by an initial functional unit binding . It uses the time - constrained force - directed scheduling ( FDS ) algorithm [ 4 ] to obtain the resource allocation . After the FDS - based resource allocation , it performs ...
... allocation , followed by an initial functional unit binding . It uses the time - constrained force - directed scheduling ( FDS ) algorithm [ 4 ] to obtain the resource allocation . After the FDS - based resource allocation , it performs ...
128. lappuse
... allocation , such that xy , i.e. , resource æ is preferred over resource y , where x , y Є M , where M is the set of all available resources at the time instant and MЄR " . If a buyer has no preference between resources x and y , then ...
... allocation , such that xy , i.e. , resource æ is preferred over resource y , where x , y Є M , where M is the set of all available resources at the time instant and MЄR " . If a buyer has no preference between resources x and y , then ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires