CODES+ISSSACM Press, 2003 |
No grāmatas satura
1.–3. rezultāts no 4.
128. lappuse
... Nash equilibrium solution at control step i - see Alg 2 ; OsfSet of operations that form the Nash equi .; CG { CG - Osf ( i ) } ; % Remove operations that are scheduled and their edges ; ← Osf Osf UOsf ( i ) ; % Assign operations that ...
... Nash equilibrium solution at control step i - see Alg 2 ; OsfSet of operations that form the Nash equi .; CG { CG - Osf ( i ) } ; % Remove operations that are scheduled and their edges ; ← Osf Osf UOsf ( i ) ; % Assign operations that ...
129. lappuse
... Nash equilibrium strategies exist for the scheduling of operations such that the total power for the set MO is minimized . In other words the compe- tition drives the operations to choose the modules such that power minimization is ...
... Nash equilibrium strategies exist for the scheduling of operations such that the total power for the set MO is minimized . In other words the compe- tition drives the operations to choose the modules such that power minimization is ...
130. lappuse
... Nash equilibrium for the game is calculated using Algorithm 2 to determine the optimal binding of the operations to ... Nash equi . solution ( CMP , CMD , Mij , S ) ; % Nash equilibrium solution at control step i - see Alg 2 ; Represent ...
... Nash equilibrium for the game is calculated using Algorithm 2 to determine the optimal binding of the operations to ... Nash equi . solution ( CMP , CMD , Mij , S ) ; % Nash equilibrium solution at control step i - see Alg 2 ; Represent ...
Saturs
An Efficient Retargetable Framework for InstructionSet Simulation | 13 |
Extending the SystemC Synthesis Subset by ObjectOriented Features | 25 |
Hardware Support for Realtime Operating Systems | 45 |
Autortiesības | |
19 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction adiabatic circuits algorithm analysis application approach architecture behavior buffer bytecode cache blocks cache line channel chip clock Codesign communication components computation configuration constraints core cycle decoder defined delay design space exploration device device driver DRAM DRAM row dynamic EMAC embedded systems encoder energy error estimation event example execution FIFO flash memory function global hardware IEEE implementation input instruction interface iteration Kahn Process Network latency logic minimization loop M-JPEG mapping methodology module multiple NAND Nash equilibrium Newport Beach node on-chip on-memory cache optimization output overhead packet parallel parameters partitioning performance priority Proc process network processor protocol real-time retiming RTOS model RTPN scheduling Section shown in Figure simulation solution specification speech recognition static step synchronization synthesis system level SystemC Table task graphs TCP/IP technique Technology tion TLMs tool VHDL virtual VLIW wires