The Student's Guide to VHDL
Elsevier Science, 1998. gada 15. janv. - 336 lappuses
VHDL is a language for describing digital electronic systems. A vital, efficient step in the system design process, VHDL allows for the design and simulation of a hardware system prior to it actually being manufactured.
Offering the same clear, accessible style as The Designer's Guide to VHDL, The Student's Guide is designed as a main text for introductory VHDL courses, and as a supplementary text for courses that require VHDL-based project work, such as computer architecture, digital design, and digital logic courses. This new condensed text also serves as a quick, self-teaching guide for practicing engineers who need to learn only the basics of VHDL.
1.3. rezultāts no 47.
A model must be reducible to a collection of signals and processes in order to
simulate it . We can see how ... At some simulation time , a process may be
stimulated by changing the value on a signal to which it is sensitive . The process
If we refer back to the syntax rule for a wait statement shown on page 113 , we
note that it is legal to write wait ; This form causes the executing process to
suspend for the remainder of the simulation . Although this may at first seem a
At the beginning of a simulation cycle , there may be a number of drivers with
transactions scheduled on them and a number of process instances that have
scheduled timeouts . The first step in the simulation cycle is to advance the
Lietotāju komentāri - Rakstīt atsauksmi
11 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication
Ierobežota priekšskatīšana - 2008