The Student's Guide to VHDLElsevier Science, 1998. gada 15. janv. - 312 lappuses VHDL is a language for describing digital electronic systems. A vital, efficient step in the system design process, VHDL allows for the design and simulation of a hardware system prior to it actually being manufactured. Offering the same clear, accessible style as The Designer's Guide to VHDL, The Student's Guide is designed as a main text for introductory VHDL courses, and as a supplementary text for courses that require VHDL-based project work, such as computer architecture, digital design, and digital logic courses. This new condensed text also serves as a quick, self-teaching guide for practicing engineers who need to learn only the basics of VHDL.
|
No grāmatas satura
1.–3. rezultāts no 21.
... reg4 do d1 d2 d3 en clk 85 8 ខ q2 93 FIGURE 1-7 A four - bit register module . The register is named reg4 and has six inputs , do , d1 , d2 , d3 , en and clk , and four outputs , q0 , q1 , q2 and q3 . entity reg4 is port ( do , d1 , d2 ...
... reg4 is port ( clk , clr , do , d1 , d2 , d3 : in bit ; q0 , q1 , q2 , q3 : out bit ) ; end entity reg4 ; architecture struct of reg4 is begin bito entity work.edge_triggered_Dff ( behavioral ) port map ( do , clk , clr , q0 ) ; bit1 ...
... reg4 buf4 do yo do qo a0 yo 回 q1 ( 0 ) d1 y1 d1 q1 a1 y1 回 q1 ( 1 ) d2 y2 d2 q2 a2 y2 回 q1 ( 2 ) d3 y3 d3 q3 a3 y3 q1 ( 3 ) clr clk A schematic for a two - digit counter using the reg4 entity . FIGURE 5-27 entity counter is port ...
Saturs
Fundamental Concepts | 1 |
Scalar Data Types and Operations | 27 |
Sequential Statements | 53 |
Autortiesības | |
8 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
Atsauces uz šo grāmatu
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication Hubert Kaeslin Ierobežota priekšskatīšana - 2008 |