The Student's Guide to VHDL
Elsevier Science, 1998. gada 15. janv. - 336 lappuses
VHDL is a language for describing digital electronic systems. A vital, efficient step in the system design process, VHDL allows for the design and simulation of a hardware system prior to it actually being manufactured.
Offering the same clear, accessible style as The Designer's Guide to VHDL, The Student's Guide is designed as a main text for introductory VHDL courses, and as a supplementary text for courses that require VHDL-based project work, such as computer architecture, digital design, and digital logic courses. This new condensed text also serves as a quick, self-teaching guide for practicing engineers who need to learn only the basics of VHDL.
1.3. rezultāts no 28.
Within this area we can refer to the declared name . Before the declaration ,
within it and beyond the end of the statement part , we cannot refer to the name
because it is not visible . EXAMPLE Figure 6 - 21 shows an outline of an
Note that we have to use selected names to refer to the subtype address , the
type status _ value , the enumeration literals of status _ value and the implicitly
declared = operator , defined in the package cpu _ types . This is because they
Furthermore , the declaration must be analyzed before any other design unit that
refers to an item defined by the package . ... 3 Use Clauses We have seen how
we can refer to an item provided by a package by writing its selected name , for ...
Lietotāju komentāri - Rakstīt atsauksmi
11 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication
Ierobežota priekšskatīšana - 2008