The Student's Guide to VHDL
Elsevier Science, 1998. gada 15. janv. - 336 lappuses
VHDL is a language for describing digital electronic systems. A vital, efficient step in the system design process, VHDL allows for the design and simulation of a hardware system prior to it actually being manufactured.
Offering the same clear, accessible style as The Designer's Guide to VHDL, The Student's Guide is designed as a main text for introductory VHDL courses, and as a supplementary text for courses that require VHDL-based project work, such as computer architecture, digital design, and digital logic courses. This new condensed text also serves as a quick, self-teaching guide for practicing engineers who need to learn only the basics of VHDL.
1.3. rezultāts no 27.
Instead , we must declare a component , instantiate the component , and write a
separate configuration declaration that binds the instance to the configured entity
. Generic and Port Maps in Configurations We now turn to a very powerful and ...
Deferred Component Binding We have seen that we can specify the binding for a
component instance either by naming an entity ... A third option is to leave the
component instance unbound and to defer binding it until later in the design cycle
See binding indication block configuration , 251 direct instantiation , 252 generic
map , 253 hierarchical , 249 nested , 251 port map , 253 conformance , 203
constant , 28 , 70 , 83 , 88 unconstrained array , 90 constant class parameter .
Lietotāju komentāri - Rakstīt atsauksmi
11 citas sadaļas nav parādītas.
Citi izdevumi - Skatīt visu
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication
Ierobežota priekšskatīšana - 2008