The Student's Guide to VHDLElsevier, 2008. gada 19. maijs - 510 lappuses The Student's Guide to VHDL is a condensed edition of The Designer's Guide to VHDL, the most widely used textbook on VHDL for digital system modeling. The Student's Guide is targeted as a supplemental reference book for computer organization and digital design courses. Since publication of the first edition of The Student's Guide, the IEEE VHDL and related standards have been revised. The Designer's Guide has been revised to reflect the changes, so it is appropriate that The Student's Guide also be revised. In The Student's Guide to VHDL, 2nd Edition, we have included a design case study illustrating an FPGA-based design flow. The aim is to show how VHDL modeling fits into a design flow, starting from high-level design and proceeding through detailed design and verification, synthesis, FPGA place and route, and final timing verification. Inclusion of the case study helps to better serve the educational market. Currently, most college courses do not formally address the details of design flow. Students may be given informal guidance on how to proceed with lab projects. In many cases, it is left to students to work it out for themselves. The case study in The Student's Guide provides a reference design flow that can be adapted to a variety of lab projects. |
No grāmatas satura
1.–5. rezultāts no 68.
vii. lappuse
... Scalar Data Types and Operations Constants and Variables 31 Constant and Variable Declarations 31 Variable Assignment 33 Scalar Types 34 2 2.1 2.1.1 2.1.2 2.2 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 Type Declarations 34 Integer Types 35 Floating ...
... Scalar Data Types and Operations Constants and Variables 31 Constant and Variable Declarations 31 Variable Assignment 33 Scalar Types 34 2 2.1 2.1.1 2.1.2 2.2 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 Type Declarations 34 Integer Types 35 Floating ...
viii. lappuse
... Scalar Types 54 Expressions and Predefined Operations 57 Exercises 61 Sequential Statements 3 3.1 If Statements 65 3.2 Case Statements 68 3.3 Null Statements 74 4 3.4 Loop Statements 75 3.4.1 Exit Statements 76 3.4.2 Next Statements 79 ...
... Scalar Types 54 Expressions and Predefined Operations 57 Exercises 61 Sequential Statements 3 3.1 If Statements 65 3.2 Case Statements 68 3.3 Null Statements 74 4 3.4 Loop Statements 75 3.4.1 Exit Statements 76 3.4.2 Next Statements 79 ...
xi. lappuse
... Scalar Types 377 14.2.2 Composite and Other Types 378 14.3 Interpretation of Standard Logic Values 379 14.4 Modeling Combinational Logic 380 14.5 Modeling Sequential Logic 383 14.5.1 14.5.2 Modeling Edge-Triggered Logic 384 Level ...
... Scalar Types 377 14.2.2 Composite and Other Types 378 14.3 Interpretation of Standard Logic Values 379 14.4 Modeling Combinational Logic 380 14.5 Modeling Sequential Logic 383 14.5.1 14.5.2 Modeling Edge-Triggered Logic 384 Level ...
xiv. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
30. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Saturs
Fundamental Concepts | 1 |
Exercises | 29 |
Sequential Statements | 65 |
Composite Data Types and Operations | 95 |
Basic Modeling Constructs | 135 |
Subprograms | 201 |
Packages and Use Clauses | 239 |
Resolved Signals | 261 |
Aliases | 315 |
Generic Constants | 325 |
Components and Configurations | 335 |
Exercises | 355 |
Design for Synthesis | 375 |
System Design Using the Gumnut Core | 413 |
VHDL Syntax | 461 |
Index | 497 |
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
adder alias aliases architecture behavioral architecture body array type attribute begin Chapter clause clock clock signal complex_polar component instance concurrent condition configuration declaration constant defined delay described digit downto EBNF element type elsif end architecture end entity end loop end package end process end record entity declaration enumeration type example executed expression flipflop formal parameter FPGA Gumnut hardware identifier IEEE implementation index range inout line instantiation integer interface keyword label literal logic logic value memory module next_state opcode operand operations output port overloaded package body package declaration port map predefined procedure reg4 represent reset resolved result return bit return bit_vector return boolean return signed return std_logic_vector scalar signal assignment statement simple_expression simulation specify std_logic std_ulogic string subprogram subtype synchronous syntax rule synthesis tool to_string unsigned variable vector versions of VHDL wait statement waveform width write xmap xnor