Parallel Processing: CONPAR 94-VAPP VI : Third Joint International Conference on Vector and Parallel Processing, Linz, Austria, September 6-8, 1994 : ProceedingsBruno Buchberger, Jens Volkert Springer Science & Business Media, 1994. gada 30. aug. - 893 lappuses This volume presents the proceedings of the Third Joint International Conference on Vector and Parallel Processing (CONPAR 94 - VAPP VI), held in Linz, Austria in September 1994. The 76 papers contained were carefully selected from a wealth of submissions and address the most important aspects of parallel processing research. The volume is organized into sections on performance analysis and monitoring, parallel program development, parallel algorithms and complexity models, parallel architectures and abstract machines, parallel languages and compiler technology, networks and routing, and scheduling in distributed memory systems. |
No grāmatas satura
xv. lappuse
... Optimal Software Pipelining 640 R. Govindarajan , E. R. Altman , G. R. Gao Design of a Meta - Parallelizer for Large Scientific Applications J.-Y. Berthou 652 A Software Architecture for Multidisciplinary Applications : Integrating Task ...
... Optimal Software Pipelining 640 R. Govindarajan , E. R. Altman , G. R. Gao Design of a Meta - Parallelizer for Large Scientific Applications J.-Y. Berthou 652 A Software Architecture for Multidisciplinary Applications : Integrating Task ...
xvi. lappuse
... Optimal Communication Algorithms on Faulty Folded Petersen Networks 749 S. R. Öhring , S. K. Das , D. H. Hohndel Optimization of Diagnostic Examination 761 R. Trobec , I. Jerebic Laying Out Midimew Networks with Constant Dilation 773 G ...
... Optimal Communication Algorithms on Faulty Folded Petersen Networks 749 S. R. Öhring , S. K. Das , D. H. Hohndel Optimization of Diagnostic Examination 761 R. Trobec , I. Jerebic Laying Out Midimew Networks with Constant Dilation 773 G ...
77. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
87. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
171. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Saturs
I | 1 |
II | 5 |
III | 17 |
IV | 29 |
V | 41 |
VII | 53 |
IX | 66 |
X | 76 |
XLIV | 449 |
XLV | 461 |
XLVI | 473 |
XLVII | 485 |
XLVIII | 497 |
XLIX | 509 |
L | 521 |
LI | 533 |
XI | 88 |
XII | 100 |
XIII | 112 |
XIV | 124 |
XV | 136 |
XVI | 148 |
XVIII | 160 |
XIX | 172 |
XX | 184 |
XXI | 196 |
XXII | 208 |
XXIII | 218 |
XXIV | 229 |
XXV | 241 |
XXVI | 253 |
XXVII | 265 |
XXVIII | 277 |
XXIX | 289 |
XXX | 301 |
XXXI | 313 |
XXXII | 325 |
XXXIV | 337 |
XXXV | 349 |
XXXVI | 359 |
XXXVII | 371 |
XXXVIII | 381 |
XXXIX | 393 |
XL | 405 |
XLI | 414 |
XLII | 426 |
XLIII | 438 |
LII | 545 |
LIII | 557 |
LIV | 569 |
LV | 581 |
LVI | 593 |
LVII | 605 |
LVIII | 616 |
LIX | 628 |
LX | 640 |
LXI | 652 |
LXII | 664 |
LXIII | 677 |
LXIV | 689 |
LXV | 701 |
LXVI | 713 |
LXVII | 725 |
LXVIII | 737 |
LXIX | 749 |
LXX | 761 |
LXXI | 773 |
LXXII | 785 |
LXXIII | 797 |
LXXIV | 808 |
LXXV | 820 |
LXXVIII | 832 |
LXXIX | 842 |
LXXX | 854 |
LXXXI | 866 |
LXXXII | 878 |
891 | |
Bieži izmantoti vārdi un frāzes
allocation analysis application architecture array block branch and bound broadcast cache coherence called chordal graph cluster coherence communication compiler cycle data parallel defined denote dependence efficient elements equations evaluation example execution Figure Fortran functional units global graph grid hardware heap hypercube IEEE implementation input instruction integer iteration language linear machine mapping MasPar massively parallel matrix method MIMD module multiple multiprocessor nCUBE node number of processors objects operations optimal output overhead parallel algorithm Parallel Computing parallel program parallelisation parameters path pC++ performance Petri net phase pipelining problem Proc processor protocol queue radiosity Reg[b scheduling scheme sequence sequential shared memory SIMD simulation software pipelining solution specification speedup SPMD step strategy switch caches synchronization task techniques Theorem tion transformation tuplespace Univ values variables vector vertex virtual VLIW