Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
ix. lappuse
... Layers 73 3.4.1 Programming Model 73 3.4.2 Middleware Architecture 75 3.4.3 Software Development Tools 78 3.5 Conclusions 80. 4. Architecture. of. Embedded. Microprocessors. 81. Eric Rotenberg and Aravindh Anantaraman 4.1 Introduction 81 ...
... Layers 73 3.4.1 Programming Model 73 3.4.2 Middleware Architecture 75 3.4.3 Software Development Tools 78 3.5 Conclusions 80. 4. Architecture. of. Embedded. Microprocessors. 81. Eric Rotenberg and Aravindh Anantaraman 4.1 Introduction 81 ...
xii. lappuse
... Layer 236 The Architectural Platform 238 8.5.1 Architectural Modeling 240 8.5.2 Mapping and Communication Refinement 241 Results 243 8.6.1 Communication Refinement 245 8.6.2 FPGA Alternatives 246 Conclusions 248 PART II 9 SOFTWARE ...
... Layer 236 The Architectural Platform 238 8.5.1 Architectural Modeling 240 8.5.2 Mapping and Communication Refinement 241 Results 243 8.6.1 Communication Refinement 245 8.6.2 FPGA Alternatives 246 Conclusions 248 PART II 9 SOFTWARE ...
xvii. lappuse
... Layered Simulation 455 15.5 Conclusions 462 16 Metropolis: A Design Environment for Heterogeneous Systems 465 Felice Balarin, Harry Hsieh, Luciano Lavagno, Claudio Passerone, Alessandro Pinto, Alberto Sangiovanni-Vincentelli, Yosinori ...
... Layered Simulation 455 15.5 Conclusions 462 16 Metropolis: A Design Environment for Heterogeneous Systems 465 Felice Balarin, Harry Hsieh, Luciano Lavagno, Claudio Passerone, Alessandro Pinto, Alberto Sangiovanni-Vincentelli, Yosinori ...
3. lappuse
... layer-3 (CD/MP3) player, a chip that controls a CD drive and decodes MP3 audio files. The architecture of a DVD player is more complex but has many similar characteristics, particularly in the early stages of processing. This block ...
... layer-3 (CD/MP3) player, a chip that controls a CD drive and decodes MP3 audio files. The architecture of a DVD player is more complex but has many similar characteristics, particularly in the early stages of processing. This block ...
15. lappuse
... layer (HAL). HAL is the software component that is directly dependent on the underlying processor and peripherals ... layers of software. The HAL API gives an abstraction of underlying processor and processor local architecture to upper ...
... layer (HAL). HAL is the software component that is directly dependent on the underlying processor and peripherals ... layers of software. The HAL API gives an abstraction of underlying processor and processor local architecture to upper ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components Computer-Aided Design concurrent configuration constraints cores cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface latency layer logic mapping memory meta-model MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa