Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
x. lappuse
... Heterogeneous Architectures 153 6.1.2 Design Challenges 156 6.1.3 State of the Practice 157 6.1.4 Chapter Objectives 159 6.1.5 Structuring Performance Analysis 160 xi 6.2 Architecture Component Performance Modeling and Analysis 161 6.2 ...
... Heterogeneous Architectures 153 6.1.2 Design Challenges 156 6.1.3 State of the Practice 157 6.1.4 Chapter Objectives 159 6.1.5 Structuring Performance Analysis 160 xi 6.2 Architecture Component Performance Modeling and Analysis 161 6.2 ...
xvii. lappuse
... Heterogeneous Multiprocessors 452 15.4.2 A New Simulation Foundation 454 15.4.3 Description of Layered Simulation 455 15.5 Conclusions 462 16 Metropolis: A Design Environment for Heterogeneous Systems 465 Felice Balarin, Harry Hsieh ...
... Heterogeneous Multiprocessors 452 15.4.2 A New Simulation Foundation 454 15.4.3 Description of Layered Simulation 455 15.5 Conclusions 462 16 Metropolis: A Design Environment for Heterogeneous Systems 465 Felice Balarin, Harry Hsieh ...
2. lappuse
... heterogeneous architectures in the next section. Systems-on-chips can be found in many product categories ranging from consumer devices to industrial systems: ✦ Cell phones use several programmable processors to handle the ...
... heterogeneous architectures in the next section. Systems-on-chips can be found in many product categories ranging from consumer devices to industrial systems: ✦ Cell phones use several programmable processors to handle the ...
5. lappuse
... heterogeneous architectures. The combination of high reliability, real-time performance, small memory footprint, and low-energy software on a heterogeneous multiprocessor makes for a considerable challenge in MPSoC software design. Many ...
... heterogeneous architectures. The combination of high reliability, real-time performance, small memory footprint, and low-energy software on a heterogeneous multiprocessor makes for a considerable challenge in MPSoC software design. Many ...
6. lappuse
... heterogeneous. MPSoCs often require large amounts of memory. The device may have embedded memory on-chip as well as relying on off-chip commodity memory. We introduced two examples of SoCs in the last section and they implement, in fact ...
... heterogeneous. MPSoCs often require large amounts of memory. The device may have embedded memory on-chip as well as relying on off-chip commodity memory. We introduced two examples of SoCs in the last section and they implement, in fact ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa