Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 92.
vi. lappuse
... .1 Programmer's Viewpoint 14 1.7.2 Software architecture and design reuse viewpoint 15 1.7.3 Optimization Viewpoint 16 1.8 The Rest of the Book 18 viii PART I HARDWARE 19 2 Techniques for Designing Energy-Aware. Contents.
... .1 Programmer's Viewpoint 14 1.7.2 Software architecture and design reuse viewpoint 15 1.7.3 Optimization Viewpoint 16 1.8 The Rest of the Book 18 viii PART I HARDWARE 19 2 Techniques for Designing Energy-Aware. Contents.
viii. lappuse
Ahmed Jerraya, Wayne Wolf. viii PART I HARDWARE 19 2 Techniques for Designing Energy-Aware MPSoCs 21 Mary Jane Irwin, Luca Benini, N. Vijaykrishnan, and Mahmut Kandemir 2.1 Introduction 21 2.2 Energy-Aware Processor Design 23 2.2.1 ...
Ahmed Jerraya, Wayne Wolf. viii PART I HARDWARE 19 2 Techniques for Designing Energy-Aware MPSoCs 21 Mary Jane Irwin, Luca Benini, N. Vijaykrishnan, and Mahmut Kandemir 2.1 Introduction 21 2.2 Energy-Aware Processor Design 23 2.2.1 ...
ix. lappuse
... Techniques 85 4.3.1 Bypasses 86 4.3.2 Branch Prediction 87 4.3.3 Caches 90 4.3.4 Dynamic Scheduling 91 4.3.5 Deeper Pipelining, Multiple-Instruction Issue, and Hardware Multithreading 93 4.4 Survey of General-purpose 32-bit Embedded ...
... Techniques 85 4.3.1 Bypasses 86 4.3.2 Branch Prediction 87 4.3.3 Caches 90 4.3.4 Dynamic Scheduling 91 4.3.5 Deeper Pipelining, Multiple-Instruction Issue, and Hardware Multithreading 93 4.4 Survey of General-purpose 32-bit Embedded ...
1. lappuse
... 2 Exactly what components are assembled on the SoC varies. The. What,. Why,. and. How. of. MPSoCs. 1. CHAPTER Techniques for Designing Energy-Aware MPSoCs 2 CHAPTER. Chapter 1. The What, Why, and How of MPSoCs 1.1 Introduction 1.2 What are ...
... 2 Exactly what components are assembled on the SoC varies. The. What,. Why,. and. How. of. MPSoCs. 1. CHAPTER Techniques for Designing Energy-Aware MPSoCs 2 CHAPTER. Chapter 1. The What, Why, and How of MPSoCs 1.1 Introduction 1.2 What are ...
20. lappuse
... techniques from general-purpose computing have found their way into embedded processors. But because of the strict characteristics of embedded applications—hard real-time, low-energy operation— system architects must carefully consider ...
... techniques from general-purpose computing have found their way into embedded processors. But because of the strict characteristics of embedded applications—hard real-time, low-energy operation— system architects must carefully consider ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components Computer-Aided Design concurrent configuration constraints cores cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface latency layer logic mapping memory meta-model MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa