Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 81.
v. lappuse
... system design tools and hardware design environments. He served as General Chair for the Confer- ence DATE in 2001 and published more than 200 papers in International Confer- ences and Journals. He received the Best Paper Award at the ...
... system design tools and hardware design environments. He served as General Chair for the Confer- ence DATE in 2001 and published more than 200 papers in International Confer- ences and Journals. He received the Best Paper Award at the ...
viii. lappuse
... System Design 27 2.3.1 Reducing Active Energy 28 2.3.2 Reducing Standby Energy 28 2.3.3 Influence of Cache Architecture on Energy 2.3.4 2.4 Consumption 29 Reducing Snoop Energy 33 Energy-Aware On-Chip Communication System Design 34 2.4 ...
... System Design 27 2.3.1 Reducing Active Energy 28 2.3.2 Reducing Standby Energy 28 2.3.3 Influence of Cache Architecture on Energy 2.3.4 2.4 Consumption 29 Reducing Snoop Energy 33 Energy-Aware On-Chip Communication System Design 34 2.4 ...
11. lappuse
... system . When designing a single chip , the design team has total control ... System - level modeling is the enabling technology for MPSOC design . Register ... design a 100 million-gate 1.5 Design Methodologies 1.5 Design Methodologies.
... system . When designing a single chip , the design team has total control ... System - level modeling is the enabling technology for MPSOC design . Register ... design a 100 million-gate 1.5 Design Methodologies 1.5 Design Methodologies.
12. lappuse
... Design components for MPSoC are heteroge- neous: they come from different design domains, have different interfaces, and are described using different languages at different refinement levels and have different granularities. A key ...
... Design components for MPSoC are heteroge- neous: they come from different design domains, have different interfaces, and are described using different languages at different refinement levels and have different granularities. A key ...
13. lappuse
... system design space exploration and system architecture design . 1.6 HARDWARE ARCHITECTURES We can identify several problems in MPSOC architecture starting from the bottom and working to the highest architectural levels : Which CPU do ...
... system design space exploration and system architecture design . 1.6 HARDWARE ARCHITECTURES We can identify several problems in MPSOC architecture starting from the bottom and working to the highest architectural levels : Which CPU do ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa