Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 44.
32. lappuse
... pipeline stage ( IF ) , and all other processors experience a pipeline stall . In the DX stage , if the instruction is load or store , another transfer request through the crossbar is issued . Figure 2-9 shows the address formats used ...
... pipeline stage ( IF ) , and all other processors experience a pipeline stall . In the DX stage , if the instruction is load or store , another transfer request through the crossbar is issued . Figure 2-9 shows the address formats used ...
32. lappuse
... pipeline stage (IF), and all other processors experience a pipeline stall. In the DX stage, if the instruction is load or store, another transfer request through the crossbar is issued. Figure 2-9 shows the address formats used by the ...
... pipeline stage (IF), and all other processors experience a pipeline stall. In the DX stage, if the instruction is load or store, another transfer request through the crossbar is issued. Figure 2-9 shows the address formats used by the ...
84. lappuse
... pipeline. A simple pipeline that was typical of some of the first single-chip microprocessors circa 1980 (e.g., the Berkeley reduced instruction set computing [RISC] I [157,158] and Stanford MIPS [159]) is the five-stage pipeline shown ...
... pipeline. A simple pipeline that was typical of some of the first single-chip microprocessors circa 1980 (e.g., the Berkeley reduced instruction set computing [RISC] I [157,158] and Stanford MIPS [159]) is the five-stage pipeline shown ...
85. lappuse
... Pipelines improve instruction throughput as long as the flow of instructions is not disrupted. In this section, we review the various types of pipeline hazards that may cause instructions to stall, as well as techniques that are used to ...
... Pipelines improve instruction throughput as long as the flow of instructions is not disrupted. In this section, we review the various types of pipeline hazards that may cause instructions to stall, as well as techniques that are used to ...
88. lappuse
... pipeline . An optimization is to not re - fetch the next sequential instruction in cycle 4 , saving one stall cycle ... pipelines expose a high opportunity cost for mispredicting branches : tens of cycles of fetching , decoding , and ...
... pipeline . An optimization is to not re - fetch the next sequential instruction in cycle 4 , saving one stall cycle ... pipelines expose a high opportunity cost for mispredicting branches : tens of cycles of fetching , decoding , and ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa