Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 77.
3. lappuse
... memory Error correction Servo Front end Headphones Mechanism 1-1 FIGURE Architecture of a CD/MP3 player. multiple CPUs ... number of analog inputs from the laser pickup must be decoded both to be sure that the laser is on track and to read ...
... memory Error correction Servo Front end Headphones Mechanism 1-1 FIGURE Architecture of a CD/MP3 player. multiple CPUs ... number of analog inputs from the laser pickup must be decoded both to be sure that the laser is on track and to read ...
13. lappuse
... CPU do you use? What instruction set and cache should be used based on the application characteristics? ✦ What set of processors ... number and types of the incorporated CPU cores, reduces the application field of the proposed platform ...
... CPU do you use? What instruction set and cache should be used based on the application characteristics? ✦ What set of processors ... number and types of the incorporated CPU cores, reduces the application field of the proposed platform ...
14. lappuse
... memory and traffic controller to handle data transfers. However, the proposed ... number and types of integrated processor cores provide a fixed or not well ... processors connected with each other via a communication network. Thus, to ...
... memory and traffic controller to handle data transfers. However, the proposed ... number and types of integrated processor cores provide a fixed or not well ... processors connected with each other via a communication network. Thus, to ...
15. lappuse
... processors and any arbitrary topology of interconnection of processors. An MPSoC can also have a massive number of (fine-grained) processors, or processing elements. Thus, considering heterogeneous multiprocessor architecture with ...
... processors and any arbitrary topology of interconnection of processors. An MPSoC can also have a massive number of (fine-grained) processors, or processing elements. Thus, considering heterogeneous multiprocessor architecture with ...
16. lappuse
... phone, high-definition digital television (HDTV), game stations. Thus, the designer has stringent cost requirements ... processor architecture and memory hierarchy. The processor architecture affects the cost and performance in terms of ...
... phone, high-definition digital television (HDTV), game stations. Thus, the designer has stringent cost requirements ... processor architecture and memory hierarchy. The processor architecture affects the cost and performance in terms of ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa