Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 84.
xii. lappuse
... Modeling 240 8.5.2 Mapping and Communication Refinement 241 Results 243 8.6.1 Communication Refinement 245 8.6.2 FPGA Alternatives 246 Conclusions 248 PART II 9 SOFTWARE Memory Systems and Compiler Support for Contents.
... Modeling 240 8.5.2 Mapping and Communication Refinement 241 Results 243 8.6.1 Communication Refinement 245 8.6.2 FPGA Alternatives 246 Conclusions 248 PART II 9 SOFTWARE Memory Systems and Compiler Support for Contents.
xiv. lappuse
... Mapping of Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems 313 Peng Yang, Paul Marchal, Chun Wong, Stefaan Himpe, Francky Catthoor, Patrick David, Johan Vounckx, and Rudy Lauwereins 11.1 Introduction 313 11.2 Platform ...
... Mapping of Dynamic Concurrent Tasks in Embedded Real-Time Multimedia Systems 313 Peng Yang, Paul Marchal, Chun Wong, Stefaan Himpe, Francky Catthoor, Patrick David, Johan Vounckx, and Rudy Lauwereins 11.1 Introduction 313 11.2 Platform ...
xvii. lappuse
... 16.2.2 Constraint Modeling 475 16.2.3 Architecture Modeling 477 16.2.4 Mapping 478 16.2.5 Recursive Paradigm of Platforms 480 Tools 481 16.3.1 Simulation 482 xviii 16.4 16.5 16.3.2 16.3.3 Property Verification 482 Synthesis 483 Contents.
... 16.2.2 Constraint Modeling 475 16.2.3 Architecture Modeling 477 16.2.4 Mapping 478 16.2.5 Recursive Paradigm of Platforms 480 Tools 481 16.3.1 Simulation 482 xviii 16.4 16.5 16.3.2 16.3.3 Property Verification 482 Synthesis 483 Contents.
xviii. lappuse
... 484 16.4.2 Architectural Platform 489 16.4.3 Mapping Strategy 492 Conclusions 495 Glossary 497 References 513 Contributor Biographies 557 Subject Index 567 Preface This book had its origins in the Multiprocessor System-on-Chip Contents.
... 484 16.4.2 Architectural Platform 489 16.4.3 Mapping Strategy 492 Conclusions 495 Glossary 497 References 513 Contributor Biographies 557 Subject Index 567 Preface This book had its origins in the Multiprocessor System-on-Chip Contents.
8. lappuse
... map an application onto the architecture. However, we cannot directly apply the scientific computing model to SoCs. SoCs must obey several constraints that do not apply to scientific computation: They must perform real-time computations ...
... map an application onto the architecture. However, we cannot directly apply the scientific computing model to SoCs. SoCs must obey several constraints that do not apply to scientific computation: They must perform real-time computations ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa