Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 53.
23. lappuse
... Latency Design Time Sleep Mode Run Time Variable. Model MPSoC. I$, instruction cache; D$, data cache. 2-3 FIGURE Processor power design space. DFS, dynamic frequency scaling;. 2.2 Energy-Aware Processor Design 2.2 Energy-Aware Processor ...
... Latency Design Time Sleep Mode Run Time Variable. Model MPSoC. I$, instruction cache; D$, data cache. 2-3 FIGURE Processor power design space. DFS, dynamic frequency scaling;. 2.2 Energy-Aware Processor Design 2.2 Energy-Aware Processor ...
24. lappuse
Ahmed Jerraya, Wayne Wolf. 24. Constant Throughput/Latency Design Time Sleep Mode Run Time Variable Throughput/Latency Active (Dynamic) [C V2 f] Logic design Trans sizing Multiple Vdd's Clock gating DFS DVS DTM Standby (Leakage) [V Ioff] ...
Ahmed Jerraya, Wayne Wolf. 24. Constant Throughput/Latency Design Time Sleep Mode Run Time Variable Throughput/Latency Active (Dynamic) [C V2 f] Logic design Trans sizing Multiple Vdd's Clock gating DFS DVS DTM Standby (Leakage) [V Ioff] ...
30. lappuse
... latency, and good scalability. Its main drawback is duplication of data and instructions in different caches. In addition, a complex cache coherence protocol is needed to maintain consistency. In this section, we explore a cache ...
... latency, and good scalability. Its main drawback is duplication of data and instructions in different caches. In addition, a complex cache coherence protocol is needed to maintain consistency. In this section, we explore a cache ...
33. lappuse
... latency due to the sequential snooping in order to reduce energy. In Ekman et al. [41], an evaluation of JETTY and the serial snooping schemes is performed in the context of on-chip multiprocessors. The authors concluded that serial ...
... latency due to the sequential snooping in order to reduce energy. In Ekman et al. [41], an evaluation of JETTY and the serial snooping schemes is performed in the context of on-chip multiprocessors. The authors concluded that serial ...
53. lappuse
Atvainojiet, šīs lappuses saturs ir ierobežots..
Atvainojiet, šīs lappuses saturs ir ierobežots..
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa