Multiprocessor Systems-on-ChipsElsevier, 2004. gada 15. okt. - 608 lappuses Modern system-on-chip (SoC) design shows a clear trend toward integration of multiple processor cores on a single chip. Designing a multiprocessor system-on-chip (MPSOC) requires an understanding of the various design styles and techniques used in the multiprocessor. Understanding the application area of the MPSOC is also critical to making proper tradeoffs and design decisions. Multiprocessor Systems-on-Chips covers both design techniques and applications for MPSOCs. Design topics include multiprocessor architectures, processors, operating systems, compilers, methodologies, and synthesis algorithms, and application areas covered include telecommunications and multimedia. The majority of the chapters were collected from presentations made at the International Workshop on Application-Specific Multi-Processor SoC held over the past two years. The workshop assembled internationally recognized speakers on the range of topics relevant to MPSOCs. After having refined their material at the workshop, the speakers are now writing chapters and the editors are fashioning them into a unified book by making connections between chapters and developing common terminology. *Examines several different architectures and the constraints imposed on them *Discusses scheduling, real-time operating systems, and compilers *Analyzes design trade-off and decisions in telecommunications and multimedia applications |
No grāmatas satura
1.–5. rezultāts no 93.
xv. lappuse
... Interface Abstraction 364 13.2.4 Component-Based Approach 365 13.3 Design Models for Component Abstraction 367 13.3.1 Conceptual Design Flow 368 13.3.2 Virtual Architecture Model 368 13.3.3 Target Architecture Model 370 13.3.4 The ...
... Interface Abstraction 364 13.2.4 Component-Based Approach 365 13.3 Design Models for Component Abstraction 367 13.3.1 Conceptual Design Flow 368 13.3.2 Virtual Architecture Model 368 13.3.3 Target Architecture Model 370 13.3.4 The ...
2. lappuse
... interface chip that serves as a companion to a digital SoC, most of an SoC is digital because that is the only way to build such complex functions reliably. The system may contain memory, instruction-set processors (central processing ...
... interface chip that serves as a companion to a digital SoC, most of an SoC is digital because that is the only way to build such complex functions reliably. The system may contain memory, instruction-set processors (central processing ...
12. lappuse
... interfaces, and are described using different languages at different refinement levels and have different granularities ... interface design). The overall design process must consider strict requirements, regarding time-to-market, system ...
... interfaces, and are described using different languages at different refinement levels and have different granularities ... interface design). The overall design process must consider strict requirements, regarding time-to-market, system ...
13. lappuse
... interface (PI) bus and a digital video platform (DVP) memory bus for intensive shared data transfer. This fixed memory architecture, besides the limited number and types of the incorporated CPU cores, reduces the application field of ...
... interface (PI) bus and a digital video platform (DVP) memory bus for intensive shared data transfer. This fixed memory architecture, besides the limited number and types of the incorporated CPU cores, reduces the application field of ...
14. lappuse
... interfaces, and hardware IPs. The IP library and development tools provided by Xilinx especially support the IBM ... interface (MPI) are examples, respectively. When using conventional parallel programming models for SoC, we face ...
... interfaces, and hardware IPs. The IP library and development tools provided by Xilinx especially support the IBM ... interface (MPI) are examples, respectively. When using conventional parallel programming models for SoC, we face ...
Citi izdevumi - Skatīt visu
Bieži izmantoti vārdi un frāzes
abstraction algorithms analysis application application-specific approach behavior block branch prediction buffer busses cache channel chip circuit communication architecture communication protocols compiler complex components concurrent configuration constraints core cycles dataflow deadline decoder Design Automation Design Automation Conference dynamic EEMBC efficient elements embedded systems encoding energy consumption event example execution FIFO FPGA function general-purpose global hardware heterogeneous IEEE implementation input instruction integrated interconnect interface IP core latency layer logic mapping memory meta-model methodology MoCs modules MPSoC multimedia multiple multiprocessor netlist number of processors on-chip communication optimization packet parallelism parameters performance pipeline platform port priority Proc resource RISC RTOS run-time scheduling shared shown in Figure signal simulation SoC design specification static subsystem superscalar switching Symposium synchronization synthesis system design SystemC target task techniques tion Ubicom VLIW VLSI voltage WCET wrapper Xtensa